BS EN IEC 63093-6:2018:2019 Edition
$142.49
Ferrite cores. Guidelines on dimensions and the limits of surface irregularities – ETD-cores for use in power supplies
Published By | Publication Date | Number of Pages |
BSI | 2019 | 30 |
This part of IEC 63093 specifies the dimensions that are of importance for mechanical interchangeability for a preferred range of ETD-cores made of ferrite and the essential dimensions of coil formers to be used with them, as well the effective parameter values to be used in calculations involving them. It also gives guidelines on allowable limits of surface irregularities applicable to ETD-cores.
The specifications contained in this document are useful in negotiations between ferrite core manufacturers and users about surface irregularities.
The use of derived standards which give more detailed specifications of component parts while still permitting compliance with this document is discussed in Annex A.
PDF Catalog
PDF Pages | PDF Title |
---|---|
2 | undefined |
5 | Annex ZA(normative)Normative references to international publicationswith their corresponding European publications |
7 | CONTENTS |
9 | FOREWORD |
11 | 1 Scope 2 Normative references 3 Terms and definitions 4 Primary dimensions 4.1 General |
12 | 4.2 Dimensions of ETD-cores 4.2.1 Principal dimensions 4.2.2 Effective parameter and Amin values Figures Figure 1 – Dimensions of ETD-cores Tables Table 1 – Dimensions of ETD-cores |
13 | 4.3 Dimensional limits for coil formers Figure 2 – Essential dimensions of coil formers Table 2 – Effective parameter and Amin values |
14 | 4.4 Pin locations and base outlines Table 3 – Dimensional limits for coil formers |
15 | Figure 3 – Pin locations and base outlines viewedfrom the upper-side of the board (1 of 2) |
17 | 4.5 Pin diameter 5 Marking 6 Mounting 7 Limits of surface irregularities 7.1 General 7.2 Examples of surface irregularities |
18 | 7.3 Chips and ragged edges 7.3.1 General 7.3.2 Chips and ragged edges on the mating surfaces 7.3.3 Chips and ragged edges on the other surfaces Figure 4 – Examples of surface irregularities |
19 | Figure 5 – Chip location for ETD-cores |
20 | Table 4 – Area and length reference for visual inspection |
21 | 7.4 Cracks 7.5 Flash 7.6 Pull-outs Figure 6 – Crack and pull-out locations for ETD-cores |
22 | 7.7 Crystallites Figure 7 – Crystallite location for ETD-cores Table 5 – Limits for cracks |
23 | 7.8 Pores Figure 8 – Pore location for ETD-cores |
24 | Annex A (normative)Derived standards |
25 | Figure A.1 – Main dimensions of coil formers |
26 | Table A.1 – Main dimensions of coil formers |
27 | Annex B (normative)Example of dimensions for gauges to check the dimensionsof ETD�cores complying with this document B.1 General B.2 Procedure and requirements Figure B.1 – Gauge dimensions Table B.1 – Gauge dimensions |
28 | Annex C (informative)Reference of allowable areas of chips Table C.1 – Allowable areas of chips for ETD-cores |
29 | Bibliography |